Hardware Review

or

COMP375 in one lecture

COMP755 Advanced OS
Goals for Today

• Understand the basics of computer hardware
• Be able to describe how interrupts work
• Understand memory organization
Purpose of an OS

• A program that controls the execution of application programs
• An interface between the user or applications and the hardware
• Mask the details of the hardware
• Allocates resources to programs
Purpose of an OS

An operating system converts the varied hardware into a consistent logical interface

• disk blocks become files
• bit mapped screen becomes windows
• single CPU becomes many threads

You can run operating system X on a wide variety of hardware and it still looks like X
Basic Computer Components

- CPU
- Cache
- I/O Device
- I/O Controller
- Memory

Bus
Assembler Programmer’s Model of the Processor

• Registers
  – Everything moves through the registers
  – Arithmetic appears to occur in the registers

• Status Register
  – Updated automatically by most instructions
  – Status bits are the basis for jumps

• Instructions and data are in memory
  – The assembler program deals with addresses
Intel Registers

- The Intel Pentium has eight 32-bit general-purpose registers

<table>
<thead>
<tr>
<th>General-Purpose Registers</th>
<th>31</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
<th>16-bit</th>
<th>32-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>31</td>
<td>16</td>
<td>15</td>
<td>8</td>
<td>7</td>
<td>0</td>
<td>16-bit</td>
<td>32-bit</td>
</tr>
<tr>
<td>AH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AX</td>
<td>EAX</td>
</tr>
<tr>
<td>BL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BX</td>
<td>EBX</td>
</tr>
<tr>
<td>CL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CX</td>
<td>ECX</td>
</tr>
<tr>
<td>DL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DX</td>
<td>EDX</td>
</tr>
<tr>
<td>BP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EBP</td>
</tr>
<tr>
<td>SI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ESI</td>
</tr>
<tr>
<td>DI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EDI</td>
</tr>
<tr>
<td>SP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ESP</td>
</tr>
</tbody>
</table>
64 bit Mode

• The Intel Pentium has 16 user registers in 64 bit mode

• 32 bit Registers RAX, RBX, RCX and RDX extend the IA-32 registers EAX, EBX, ECX and EDX.

• There are 8 new registers R8, R9, … , R15
Registers for Everyone

• There is only one set of registers in the hardware
• Each thread appears to have its own set of “registers”
• The OS changes the contents of all the registers every time it switches from one user to another
Instruction Cycle

• Fetch the instruction from the memory address in the Program Counter register
• Increment the Program Counter
• Decode the type of instruction
• Fetch the operands
• Execute the instruction
• Store the results
Interrupts and Exceptions

• An interrupt is a change in program defined flow of execution.
• When an interrupt occurs, the hardware executes the instructions at a specified address instead of following the normal program flow.
• The OS processes all interrupts
• User programs are interrupted all the time.
Transfer of Control via Interrupt
Types of Interrupts

- **External** – Generated by an I/O device
- **Internal** – Exception within a program
- **Program Generated** – Used to transfer control to the operating system
External Interrupts

• I/O devices tell the CPU that an I/O request has completed by sending an interrupt signal to the processor.
• I/O errors may also generate an interrupt.
• Most computers have a timer which interrupts the CPU every so many milliseconds.
Internal Interrupts

• When the hardware detects that the program is doing something wrong, it will usually generate an interrupt.
  – Arithmetic error
  – Addressing error
  – Page fault

• A Page Fault interrupt is not the result of a program error, but it does require the operating system to get control.

• Internal interrupts are sometimes called exceptions.
Program Generated Interrupts

• Most computers have an instruction that generates an internal interrupt.
• Program generated interrupts are a means for user programs to call a function of the operating system
• Some systems refer to these interrupts as a SuperVisor Call or SVC
**int Instruction**

- The Intel Pentium **int** instruction generates a program interrupts.
- This is the mechanism for a user program to call an operating system function.
- The **int** instruction takes a one byte operand.
- The bottom 1K (1024 bytes) of system memory is devoted to the storage of interrupt vectors.
DOS Print Character

MOV AH, 02  ; To select print character, ; move the appropriate number, 2, to AH. MOV DL, "!" ; the character to output ; should be in register DL INT 21h  ; call the interrupt.
OS and Hardware Response

• Hardware saves the current program counter and status flags.
• Hardware loads new PC and flags.
• OS saves the registers
• OS determines cause of the interrupt
• OS does something *(depends on the interrupts)*
• OS restores the registers
• OS executes an interrupt return instruction to load saved PC and flag values.
Interrupt Service Routines

• When an interrupt occurs, execution starts in an interrupt service routine (ISR) or interrupt handler
• The ISR is almost **always in the OS**
• The interrupt service routine processes the event or queues a program to process the event
• After an external interrupt, the service routine will return to the program
ISR Entry Point

• It is possible for all interrupt service routines to start at the same location. The software can determine what kind of interrupt.
• The hardware can assist by using the interrupt type as an index into a table of ISR addresses.
• Each interrupt may have a different ISR entry point or classes of interrupts may have a common entry point.
Interrupt Vector Points to ISRs

<table>
<thead>
<tr>
<th>Interrupt Vector</th>
<th>Interrupt Service Routine</th>
</tr>
</thead>
<tbody>
<tr>
<td>1: 1234</td>
<td>Divide error</td>
</tr>
<tr>
<td>2: 2341</td>
<td>Page Fault</td>
</tr>
<tr>
<td>3: 5634</td>
<td>Floating Point overflow</td>
</tr>
<tr>
<td>4: 4327</td>
<td>Bad Address</td>
</tr>
<tr>
<td>5: 4644</td>
<td>Incorrect opcode</td>
</tr>
<tr>
<td>etc.</td>
<td></td>
</tr>
</tbody>
</table>
Multiple Interrupts

• An interrupt event can occur while the processor is handling a previous interrupt.
• If the return address is always stored at a fixed location, the occurrence of an interrupt while handling a previous interrupt will overwrite the previous return address.
• Most interrupt service routines start with interrupts disabled. This prevents an interrupt service routine from being interrupted.
Interrupt Priorities

• Most systems prioritize the interrupts.
• If two interrupts happen at the same time, the interrupt with the highest priority will be serviced first.
Masking Interrupts

• Some interrupts can be temporarily disabled. Most processors can disable external interrupts.
• Most internal interrupts cannot be disabled.
• It is generally problematic to disable interrupts for a lengthy period of time.
Intel EFLAGS Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

X ID Flag (ID)
X Virtual Interrupt Pending (VIP)
X Virtual Interrupt Flag (VIF)
X Alignment Check (AC)
X Virtual-8086 Mode (VM)
X Resume Flag (RF)
X Nested Task (NT)
X I/O Privilege Level (IOPL)
S Overflow Flag (OF)
C Direction Flag (DF)
X Interrupt Enable Flag (IF)
X Trap Flag (TF)
S Sign Flag (SF)
S Zero Flag (ZF)
S Auxiliary Carry Flag (AF)
S Parity Flag (PF)
S Carry Flag (CF)

S Indicates a Status Flag
C Indicates a Control Flag
X Indicates a System Flag
A critical section can be created by disabling interrupts

1. on a single CPU system
2. only in the OS
3. All of the above
4. Never works
Goals for Memory Management

• Have the programs in memory when they need to run
• Convert program addresses to physical addresses.
• Protect one program from another
• Allow programs to share data and instructions
• Support read-only or execute-only segments
Sub Goals

- Fast address translation
- Simple for the OS to allocate and release memory.
- Minimize fragmentation

This is an example of a bin packing problem and is NP-complete even if you have all of the memory requests at one time.
Program Memory Organization

Heap

Stack

Global data

Program instructions

Intel method
Program to Physical

• Everybody’s program is compiled and linked with the first byte of the program at address zero.

• Since many programs are run simultaneously on the computer, each cannot be loaded starting at physical address zero.

• The hardware converts each memory reference from a program address to a hardware physical address.
Physical Mapping Schemes

- Base Address
- Virtual Memory
- Flat single address scheme
Base Address

• Programs are located in any convenient contiguous part of memory.

• When a program is to execute, the base register is loaded with the start address of the program.

• The program effective address from each memory reference is added to the value in the base register to create the physical memory location.
Program address 123 is located in RAM at the real physical address 45123.
Limit Register

• The limit register contains the highest address of the program.
• The memory system checks each memory reference to make sure it is not greater than the value in the limit register.
• An addressing exception interrupt occurs if the address is too large.
Base Address with Limits

Base Address Register

45000

Limit Register

10000

Program address 12345 is too large

12345

9999

0

45000

55000
Fragmentation

• As memory is allocated and released, the usable areas become fragmented.

• **Internal fragmentation** occurs when a program is allocated to a memory area that is bigger than needed. The leftover is lost due to internal fragmentation.

• **External fragmentation** occurs when there are many small unallocated areas. These areas are hard to use because they are small and divided.
Fragmented Memory

• In this memory diagram two programs use 5 MB of the 8 MB in the system.
• There is 3 MB available.
• A 2 MB program cannot be put in memory because the available space is fragmented.
Paged Memory

- RAM and programs are divided into fixed sized pages.
- The page size is usually fixed for a given architecture, often between 512 - 8K bytes.
- The pages of a program can be put anywhere in RAM. They do not have to be contiguous.
- The page table keeps track of the physical location of pages.
- The page table is indexed by the page number portion of a program address.
Pages in RAM

Page Table

0
1
2
3
4
C
7

RAM

0
1 / 0
2
3 / 2
4 / 1
5
6
7 / 4
8
9
A
B
C / 3
D
E
F
Virtual to Physical Address

• The upper bits of a program address are used as an index into a page table.
• Each page table entry contains the physical address for that page of the program.
• The lower bits of the program address (which indicate which byte in the page is desired) are concatenated to the end of the physical page address.
Address Translation

Virtual Address

Page number
Offset

Page Table pointer

Page Table
bits frames address

frame address

Frame address Offset

Physical Address
Example with 4K pages

Virtual Address

Physical Address

1662C90

0 372A
1 06E0
2 2101
3 1662
4 3AB6

3 C90

0 3 1662C90

Physical Address
Big Programs

• Even when using every byte of RAM, it is not always possible to load all the programs users would like.

• Frequently large parts of programs are never executed. There are many features of Microsoft Word® you have never used.

• More programs could fit in memory if only the used portions were loaded into RAM.
Virtual Memory

- Virtual Memory is an extension of paging.
- Only the pages that are being used are in RAM.
- A copy of all pages of a program are on the page file.
- If a program accesses an address in a page not in RAM, the hardware creates a page fault interrupt and the OS copies the desired page into RAM.
Virtual Memory Implementation

- Unused pages of a program do not need to be in RAM to execute the program.
- A “resident” bit is added to the page table.
- Pages in RAM have the resident bit set.
- Pages not in RAM have the resident bit cleared.
- All pages are stored on disk.
- When a program references a page with the resident bit clear, the hardware creates a page fault interrupt.
Address Translation

Virtual Address

Page number

Offset

Page Table pointer

Page Table

bits frames address

R frame address

Frame address Offset

Physical Address
Only Necessary Pages in RAM

Program addresses showing pages that are referenced

Page Table

RAM

0
1
2
3
4
5
6
7

0->D
1
2->6
3->A
4
5
6->5
7
Virtual Memory Hardware and OS

• Virtual memory requires both hardware and operating system support.
• When a page fault interrupt occurs, the OS reads the desired page from disk into an available page of RAM.
• The user’s page table is updated to point to the newly loaded page.
• The program is placed back on the ready list to be executed.
Page Table Flags

• Each page table entry has flag bits
  – **Resident** – set if the virtual address is in RAM and clear otherwise.
  – **Used** – set when the page is referenced.
  – **Dirty** – set when the page is changed.
  – **No Execute** – Instructions cannot be fetched from this page.

• The Used and Dirty bits are set by the hardware and cleared by the OS.
Memory Hierarchy

- regs
- cache
- RAM
- DISK
- Removeable Media

Virtual Memory

Caching
Locality of Reference

• **Temporal locality** - a referenced location is likely to be referenced again.

• **Spatial locality** - nearby locations are likely to be referenced soon.
Virtual Memory Advantages

• Allows you to fit many large programs into a relatively small RAM.
• Only part of a program needs to be loaded into memory.
• Eliminates the need to “fit” programs into memory holes.
Virtual Memory Disadvantages Include

1. Variable execution time
2. Slow execution if many page faults
3. Complex decisions by the OS
4. All the above
5. None of the above

20% 20% 20% 20% 20%
Cylinder, Heads and Sectors
Terminology

- **Sector** or **Block** – the smallest unit that can be read or written. Often 512 bytes.
- **Track** – all blocks that form a ring on a disk surface that can be read without moving the head.
- **Cylinder** – all tracks on all surfaces, one on top of another, that can be read without moving the head.
Disk Operation

To read (or write) data to the disk:

- The arm containing the read/write heads must be moved to the proper radius from the center.
- The system must wait for the data to rotate under the read head.
- The data is read as it passes under the read head.
- The data is checked and then passed to the I/O controller.
Disk Drive Side View

- Rotary drive shaft
- Read/Write head
- Disk
- Access mechanism

© C. Hamacher
Disk Performance Parameters

Disk read or write involves three factors

1. **Seek time**
   - time it takes to position the head at the desired track

2. **Rotational delay** or rotational latency
   - time its takes for the beginning of the sector to reach the head

3. **Transfer time**
   - time required for the data to move under the head
Making the disk rotate faster decreases

1. Seek time
2. Rotational delay
3. Transfer Time
4. Seek & Rotation
5. Rotation & Transfer
6. Seek & Transfer